

[+You](#) [Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Gmail](#) [More](#) >

[Sign in](#)


[Advanced Scholar Search](#)
**Scholar** Articles and patents

[anytime](#)
[include citations](#)
[Create email alert](#)

 Results **1 - 10** of about **19,600**. (0.14 sec)

### Current trends in flash memory technology: invited paper

[\[PDF\] from aspdac.com](#)

SL Min... - Proceedings of the 2006 Asia and South Pacific ..., 2006 - portal.acm.org

 ... memory drives. Of course, multiple **flash** memory buses can be used for higher bus bandwidth but this approach will require a higher pin count and a bus **interleaving** logic **within** the **flash** memory controller. A preferred approach ...

Cited by 28 - Related articles - All 8 versions

### Flash memory including a mode register for indicating synchronous or asynchronous mode of operation

DR Mills, BL Dipert, S Sambandan... - US Patent ..., 2000 - Google Patents

 ... Alternately, if a single address is provided to the **flash** chip when it is in the synchronous mode, the subsequent addresses for the burst will be generated **within** the **flash** chip and the data burst will then be provided as output from the **flash** chip. ...

Cited by 170 - Related articles - All 2 versions

### Unified re-map and cache-index table with dual write-counters for wear-leveling of non-volatile flash RAM mass storage

RH Bruce, RH Bruce, ET Cohen... - US Patent 6,000,006, 1999 - Google Patents

 ... 7,1999 [54] UNIFIED RE-MAP AND CACHE-INDEX TABLE WITH DUAL WRITE-COUNTERS FOR WEAR-LEVELING OF NON-VOLATILE **FLASH** RAM MASS STORAGE [75] Inventors: Ricardo H. Bruce, Union City; Rolando H. Bruce, South San Francisco; Earl T. Cohen; Allan J. ...

Cited by 206 - Related articles - All 2 versions

### Standardized flash controller

A Ban - US Patent 5,799,163, 1998 - Google Patents

 ... would then execute the erase procedure for that block by 5 writing an Erase (hex 20) command anywhere **within** the **flash** block to ... Identify command using the Intel 28F008 chip, standardized controller would report the number of chips present, their **interleaving** factor, and ...

Cited by 89 - Related articles - All 2 versions

### Method of pipelining sequential writes in a flash memory

ML Fandrich, RJ Durante... - US Patent 5,519,847, 1996 - Google Patents

 ... US005519847A [ii] Patent Number: [45] Date of Patent: 5,519,847 May 21, 1996 [54] METHOD OF PIPELINING SEQUENTIAL WRITES IN A **FLASH** MEMORY [75] Inventors: Mickey L. Fandrich, Placerville; Richard J. Durante, Citrus Heights; Rodney R. Rozman, Placerville, all of ...

Cited by 80 - Related articles - All 2 versions

### Flash memory architecture implementing simultaneously programmable multiple flash memory banks that are host compatible

P Estakhri - US Patent 6,721,843, 2004 - Google Patents

 ... overhead data, thereby emulating the size of a data field typically available in commercial hard disks. FIG. 1 depicts a non-volatile memory array 65 **within** a **flash** memory device. A collection of Physical Sectors or Pages 108, ...

Cited by 52 - Related articles - All 2 versions

### USB smart switch with packet re-ordering for interleaving among multiple flash-memory endpoints aggregated as a single virtual USB endpoint

BW Chen, HY Chou... - US Patent 7,073,010, 2006 - Google Patents

 ... 4, 2006 (54) USB SMART SWITCH WITH PACKET RE-ORDERING FOR **INTERLEAVING** AMONG MULTIPLE **FLASH**-MEMORY ENDPOINTS AGGREGATED AS A SINGLE VIRTUAL USB ENDPOINT (75) Inventors: Ben Wei Chen, Fremont, CA (US); Horn-Yee Chou, Palo Alto ...

Cited by 19 - Related articles - All 3 versions

### Method and apparatus for storing location identification information within non-volatile memory devices

M Asnaashari - US Patent 6,327,633, 2001 - freepatentsonline.com

 ... In fact, generally, a controller semiconductor device coupled between the host (in the computer system) and the **flash** devices translates the logical block address (LBA) into a physical block address (PBA) and uses the latter to access the data file **within** **flash** memory. ...

Cited by 58 - Related articles - Cited - All 2 versions

### Hydra: A block-mapped parallel flash memory solid-state disk architecture

YJ Seong, EH Nam, JH Yoon, H Kim... - IEEE transactions on ..., 2010 - computer.org

 ... 3.1 Bus-Level and Chip-Level **Interleaving**. The Hydra SSD uses **interleaving** over multiple **flash** memory buses to overcome the bandwidth limitation of the **flash** memory bus. In the bus-level **interleaving**, sectors **within** a superblock are distributed in a round-robin manner. ...

Cited by 13 - Related articles - All 6 versions

### Energy efficient software-based self-test for wireless sensor network nodes

[\[PDF\] from mogill.ca](#)

H Zhang, Z Zhi... - VLSI Test Symposium, 2006. ..., 2006 - ieeexplore.ieee.org

 ... 8 RAM W0 (ten blocks -5kBytes) 9 RAM R0 (ten blocks - 5kBytes) A RF Initialization B RF packets sending (4 packets) Figure 8 shows the current measurement result before and after time **interleaving** between **FLASH** erase and RAM testing **within** embedded memories in the ...

Cited by 9 - Related articles - All 5 versions

[Create email alert](#)

Result Page:    1 2 3 4 5 6 7 8 9 10    **Next**

(striping OR interleaving) within flash   

[About Google Scholar](#) - [About Google](#) - [My Citations](#)

©2011 Google